AIDAsoft Analog IC Design Automation

Analog    Integrated Circuit    Design    Automation

The Analog IC Design Automation (AIDA) framework implements an analog IC design flow from circuit-level specification to a physical layout description focusing on design optimizing and porting using highly efficient searching methods combined with accurate circuit-level simulation, layout design rules and parasitic extraction engines.

AIDA assists expert analog IC designers by automating the most time-consuming and repetitive tasks from the typical analog IC design flow. AIDA-C automates circuit sizing with high accuracy and within a reduced time frame. AIDA-L generates the complete layout for sized circuits, from device placement to detailed routing.

AIDA Framework Architecture

Analog and Mixed-Signal (AMS) systems are found in a wide range of applications, such as, communications, medical or multimedia applications. These extremely competitive markets force the analog designer to face the complex design challenges within strict and demanding timeframes. Today's analog design is supported by circuit simulators, layout editing environments and verification tools, however the design cycle for AMS ICs is still long and error-prone.

AIDA's framework targets the analog IC design automation while keeping the common design flow by involving the designer and his(her) knowledge and focusing on efficiently automating repetitive design tasks. Thus, facilitating design reuse and fast response to specification changes of analog cells like VCO, LNA, voltage mixer, differential amplifiers, band gap voltage references, integrators, comparators, etc..

AIDA framework is composed by two main modules: AIDA-C and AIDA-L. AIDA also includes an intuitive GUI allowing the designer to manage and interact with the design automation process.

AIDA’s Graphical User Interface navigating the sizing solution set and showing the corresponding floorplan and global routing.   AIDA GUI  
This work was supported in part by the Instituto de Telecomunicações (Research projects AIDA - IT/LA/1112/2011 and OPERA - PEst-OE/EEI/LA0008/2013) and by the Fundação para a Ciência e Tecnologia (Research project DISRUPTIVE EXCL/EEI-ELC/0261/2012, Grant FCT-DFRH-SFRH/BD/72698/ 2010, Grant FCT-SFRH/BD/86608/2012 and SFRH/BPD/104648/2014).
This work was also funded by FCT/MEC through national funds and when applicable co-funded by FEDER - PT2020 partnership agreement under the projects UID/EEA/50008/2019 and UIDB/50008/2020.
  ©2023 Instituto de Telecomunicações